Що нового?

Придбаний Книга Design Recipes for FPGAs: Using Verilog and VHDL (Пітер Уілсон)

Інформація про покупку
Тип покупки: Складчина
Ціна: 2981 ГРН
Учасників: 0 з 15
Організатор: Відсутній
Статус: Набір учасників
Внесок: 206.7 ГРН
0%
Основний список
Резервний список

Gadzhi

Модератор
A rich toolbox of practical FPGA design techniques and templates that will enable you to solve practical problems using FPGAs - now updated with examples in Verilog
Design Recipes for FPGAs provides a rich toolbox of design techniques and templates to solve practical, every-day problems using FPGAs. Using a modular structure, it provides design techniques and templates at all levels, together with functional code, which you can easily match and apply to your application. Written in an informal and easy to grasp style, this invaluable resource goes beyond the principles of FPGAs and hardware description languages to demonstrate how specific designs can be synthesized, simulated and downloaded onto an FPGA. In addition, the book provides advanced techniques to create ‘real world’ designs that fit the device required and which are fast and reliable to implement.

Формат: Скан PDf
https://www.yakaboo.ua/ua/design-recipes-for-fpgas-using-verilog-and-vhdl.html
 
Угорі